"Reversible Logic Synthesis of Half, Full and Parallel Subtractors."

Himanshu Thapliyal, M. B. Srinivas, Hamid R. Arabnia (2005)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2006-01-24

- no documents available
- export record
  dblp key:
  - conf/csreaESA/ThapliyalSA05b
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/csreaESA/ThapliyalSA05b
Himanshu Thapliyal, M. B. Srinivas, Hamid R. Arabnia:
Reversible Logic Synthesis of Half, Full and Parallel Subtractors. ESA 2005: 165-181

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.