"Technology-design co-optimization of resistive cross-point array for ..."

Pai-Yu Chen et al. (2015)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-09

- view
  - electronic edition @ acm.org
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/date/ChenKXMLYVSCY15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ChenKXMLYVSCY15
Pai-Yu Chen, Deepak Kadetotad, Zihan Xu, Abinash Mohanty, Binbin Lin, Jieping Ye, Sarma B. K. Vrudhula, Jae-sun Seo, Yu Cao, Shimeng Yu:
Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip. DATE 2015: 854-859

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.