"A 14 bit, 280 kS/s cyclic ADC with 100 dB SFDR."

Thomas Froehlich, Vivek Sharma, Markus Bingesser (2010)

Details and statistics

DOI: 10.1109/DATE.2010.5457109

access: closed

type: Conference or Workshop Paper

metadata version: 2020-11-27

a service of  Schloss Dagstuhl - Leibniz Center for Informatics