"Fast Sequential Circuit Test Generation Using High-Level and Gate-Level ..."

Elizabeth M. Rudnick et al. (1998)

> Home

Details and statistics

DOI: 10.1109/DATE.1998.655915

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/date/RudnickVECPR98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/RudnickVECPR98
Elizabeth M. Rudnick, Roberto Vietti, Akilah Ellis, Fulvio Corno, Paolo Prinetto, Matteo Sonza Reorda:
Fast Sequential Circuit Test Generation Using High-Level and Gate-Level Techniques. DATE 1998: 570-576

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.