"A 28 μW timing circuit for a 60 μm² HV-CMOS pixel."

Sergio Moreno et al. (2019)

> Home

Details and statistics

DOI: 10.1109/DCIS201949030.2019.8959889

access: closed

type: Conference or Workshop Paper

metadata version: 2025-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dcis/MorenoADVCV19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dcis/MorenoADVCV19
Sergio Moreno, Oscar Alonso, Ángel Diéguez, Eva Vilella, Gianluigi Casse, Joost Vossebeld:
A 28 μW timing circuit for a 60 μm² HV-CMOS pixel. DCIS 2019: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.