"Optimal number and placement of Through Silicon Vias in 3D Network-on-Chip."

Thomas Canhao Xu, Pasi Liljeberg, Hannu Tenhunen (2011)

> Home

Details and statistics

DOI: 10.1109/DDECS.2011.5783057

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/XuLT11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/XuLT11
Thomas Canhao Xu, Pasi Liljeberg, Hannu Tenhunen:
Optimal number and placement of Through Silicon Vias in 3D Network-on-Chip. DDECS 2011: 105-110

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.