"An Iterative Improvement Co-synthesis Algorithm for Optimization of SOPC ..."

Radoslaw Czarnecki, Stanislaw Deniziak, Krzysztof Sapiecha (2003)

> Home

Details and statistics

DOI: 10.1109/DSD.2003.1231980

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/dsd/CzarneckiDS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/CzarneckiDS03
Radoslaw Czarnecki, Stanislaw Deniziak, Krzysztof Sapiecha:
An Iterative Improvement Co-synthesis Algorithm for Optimization of SOPC Architecture with Dynamically Reconfigurable FPGAs. DSD 2003: 443-446

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.