"A 2.9Tb/s 8W 64-core circuit-switched network-on-chip in 45nm CMOS."

Mark A. Anders et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2008.4681822

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/AndersKHKB08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/AndersKHKB08
Mark A. Anders, Himanshu Kaul, Martin Hansson, Ram Krishnamurthy, Shekhar Borkar:
A 2.9Tb/s 8W 64-core circuit-switched network-on-chip in 45nm CMOS. ESSCIRC 2008: 182-185

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.