"Analyzing static noise margin for sub-threshold SRAM in 65nm CMOS."

Benton H. Calhoun, Anantha P. Chandrakasan (2005)

> Home

Details and statistics

DOI: 10.1109/ESSCIR.2005.1541635

access: closed

type: Conference or Workshop Paper

metadata version: 2023-04-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/CalhounC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/CalhounC05
Benton H. Calhoun, Anantha P. Chandrakasan:
Analyzing static noise margin for sub-threshold SRAM in 65nm CMOS. ESSCIRC 2005: 363-366

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.