"A 56 GS/s 8-bit 0.011 mm2 4x Delta-Interleaved ..."

Pietro Caragiulo et al. (2022)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC55480.2022.9911426

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/CaragiuloRAM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/CaragiuloRAM22
Pietro Caragiulo, Athanasios Ramkaj, Amin Arbabian, Boris Murmann:
A 56 GS/s 8-bit 0.011 mm² 4x Delta-Interleaved Switched-Capacitor DAC in 16nm FinFET CMOS. ESSCIRC 2022: 329-332

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.