"A 1.8 V, 10 Gbps fully integrated CMOS optical receiver analog front end."

Wei-Zen Chen, Ying-Lien Cheng (2004)

> Home

Details and statistics

DOI: 10.1109/ESSCIR.2004.1356668

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/ChenC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ChenC04
Wei-Zen Chen, Ying-Lien Cheng:
A 1.8 V, 10 Gbps fully integrated CMOS optical receiver analog front end. ESSCIRC 2004: 263-266

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.