"A low-power 5 GHz CMOS LC-VCO optimized for high-resistivity SOI substrates."

Pierre Delatte et al. (2005)

> Home

Details and statistics

DOI: 10.1109/ESSCIR.2005.1541643

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/DelattePDSF05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/DelattePDSF05
Pierre Delatte, Gonzalo Picun, Laurent Demeus, Pascal Simon, Denis Flandre:
A low-power 5 GHz CMOS LC-VCO optimized for high-resistivity SOI substrates. ESSCIRC 2005: 395-398

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.