"A 0.0175mm2 600µW 32kHz input 307MHz output PLL with ..."

Abhirup Lahiri, Nitin Gupta (2016)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2016.7598311

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/LahiriG16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/LahiriG16
Abhirup Lahiri, Nitin Gupta:
A 0.0175mm² 600µW 32kHz input 307MHz output PLL with 190psrms jitter in 28nm FD-SOI. ESSCIRC 2016: 339-342

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.