"Linearity and intrinsic gain enhancement techniques using positive ..."

Yasuhiro Sugimoto (2011)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2011.6044923

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/Sugimoto11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/Sugimoto11
Yasuhiro Sugimoto:
Linearity and intrinsic gain enhancement techniques using positive feedbacks to realize a 1.2-V, 200-MHz, +10.3-dBm of IIP3 and 7th-order LPF in a 65-nm CMOS. ESSCIRC 2011: 95-98

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.