"A 230mV-950mV 2.8Tbps/W Unified SHA256/SM3 Secure Hashing Hardware ..."

Vikram B. Suresh et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2018.8494257

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/SureshSMAKAHK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/SureshSMAKAHK18
Vikram B. Suresh, Sudhir Satpathy, Sanu Mathew, Mark A. Anders, Himanshu Kaul, Amit Agarwal, Steven Hsu, Ram Krishnamurthy:
A 230mV-950mV 2.8Tbps/W Unified SHA256/SM3 Secure Hashing Hardware Accelerator in 14nm Tri-Gate CMOS. ESSCIRC 2018: 98-101

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.