"60% Cycle time acceleration, 55% energy reduction, 32Kbit SRAM by ..."

Yasue Yamamoto et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2012.6341318

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/YamamotoKMSMS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/YamamotoKMSMS12
Yasue Yamamoto, Atsushi Kawasumi, Shinichi Moriwaki, Toshikazu Suzuki, Shinji Miyano, Hirofumi Shinohara:
60% Cycle time acceleration, 55% energy reduction, 32Kbit SRAM by auto-selective boost (ASB) scheme for slow memory cells in random variations. ESSCIRC 2012: 317-320

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.