"A 0.6-to-200MSPS speed reconfigurable and 1.9-to-27mW power scalable 10bit ..."

Heng Zhang et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2011.6044983

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/ZhangTZCS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ZhangTZCS11
Heng Zhang, Junhua Tan, Chao Zhang, Hongbo Chen, Edgar Sánchez-Sinencio:
A 0.6-to-200MSPS speed reconfigurable and 1.9-to-27mW power scalable 10bit ADC. ESSCIRC 2011: 367-370

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.