"BJT Device and Circuit Co-Optimization Enabling Bandgap Reference and ..."

Umanath Kamath et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ESSDERC.2018.8486902

access: closed

type: Conference or Workshop Paper

metadata version: 2019-12-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/essderc/KamathYYCJWLFS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/essderc/KamathYYCJWLFS18
Umanath Kamath, Tao Yu, Wei Yao, Edward Cullen, John Jennings, Susan Wu, Peng Lim, Brendan Farley, Robert Bogdan Staszewski:
BJT Device and Circuit Co-Optimization Enabling Bandgap Reference and Temperature Sensing in 7-nm FinFET. ESSDERC 2018: 86-89

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.