"New layout design methodology for monolithically integrated 3D CMOS logic ..."

Chika Tanaka, Keiji Ikeda, Masumi Saitoh (2015)

> Home

Details and statistics

DOI: 10.1109/ESSDERC.2015.7324763

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/essderc/TanakaIS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/essderc/TanakaIS15
Chika Tanaka, Keiji Ikeda, Masumi Saitoh:
New layout design methodology for monolithically integrated 3D CMOS logic circuits based on parasitics engineering. ESSDERC 2015: 258-261

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.