"Eliminating Charge Sharing in Clocked Logic Gates on the Device Level ..."

Jens Trommer et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ESSDERC.2019.8901730

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/essderc/TrommerSSWM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/essderc/TrommerSSWM19
Jens Trommer, Maik Simon, Stefan Slesazeck, Walter M. Weber, Thomas Mikolajick:
Eliminating Charge Sharing in Clocked Logic Gates on the Device Level Employing Transistors with Multiple Independent Inputs. ESSDERC 2019: 134-137

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.