"Impact of T-gate stem height on parasitic gate delay time in InGaAs-HEMTs."

Tomohiro Yoshida et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ESSDERC.2013.6818832

access: closed

type: Conference or Workshop Paper

metadata version: 2025-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/essderc/YoshidaKOS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/essderc/YoshidaKOS13
Tomohiro Yoshida, Kengo Kobayashi, Taiichi Otsuji, Tetsuya Suemitsu:
Impact of T-gate stem height on parasitic gate delay time in InGaAs-HEMTs. ESSDERC 2013: 115-118

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.