"Complete Reconfigurable Boolean Logic Gates Based on One FeFET -One RRAM ..."

Yiqin Zeng et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ESSDERC59256.2023.10268548

access: closed

type: Conference or Workshop Paper

metadata version: 2023-10-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/essderc/ZengDLMPSLJYCCH23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/essderc/ZengDLMPSLJYCCH23
Yiqin Zeng, Zhetao Ding, Xueyang Li, Minglei Ma, Yue Peng, Rongzong Shen, Gaobo Lin, Chengji Jin, Xiao Yu, Bing Chen, Ran Cheng, Genquan Han:
Complete Reconfigurable Boolean Logic Gates Based on One FeFET -One RRAM Technology. ESSDERC 2023: 85-88

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.