"A pipelined architecture for DLMS algorithm considering both hardware ..."

Tadaaki Kimijima, Kiyoshi Nishikawa, Hitoshi Kiya (1998)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-09

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/eusipco/KimijimaNK98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eusipco/KimijimaNK98
Tadaaki Kimijima, Kiyoshi Nishikawa, Hitoshi Kiya:
A pipelined architecture for DLMS algorithm considering both hardware complexity and output latency. EUSIPCO 1998: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.