"A high speed bit plane coder for JPEG 2000 and it's FPGA implementation."

Kishor Sarawadekar, Swapna Banerjee (2009)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-09

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/eusipco/SarawadekarB09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eusipco/SarawadekarB09
Kishor Sarawadekar, Swapna Banerjee:
A high speed bit plane coder for JPEG 2000 and it's FPGA implementation. EUSIPCO 2009: 2231-2234

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.