"RapidStream: Parallel Physical Implementation of FPGA HLS Designs."

Licheng Guo et al. (2022)

> Home

Details and statistics

DOI: 10.1145/3490422.3502361

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/GuoMZ00CQKZC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/GuoMZ00CQKZC22
Licheng Guo, Pongstorn Maidee, Yun Zhou, Chris Lavin, Jie Wang, Yuze Chi, Weikang Qiao, Alireza Kaviani, Zhiru Zhang, Jason Cong:
RapidStream: Parallel Physical Implementation of FPGA HLS Designs. FPGA 2022: 1-12

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.