"Power Side-channel Countermeasures for ARX Ciphers using High-level Synthesis."

Saya Inagaki et al. (2023)

> Home

Details and statistics

DOI: 10.1145/3543622.3573167

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/InagakiYLSH23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/InagakiYLSH23
Saya Inagaki, Mingyu Yang, Yang Li, Kazuo Sakiyama, Yuko Hara-Azumi:
Power Side-channel Countermeasures for ARX Ciphers using High-level Synthesis. FPGA 2023: 52

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.