"Characterization of Long Wire Data Leakage in Deep Submicron FPGAs."

George Provelengios et al. (2019)

> Home

Details and statistics

DOI: 10.1145/3289602.3293923

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/ProvelengiosRPE19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ProvelengiosRPE19
George Provelengios, Chethan Ramesh, Shivukumar B. Patil, Ken Eguro, Russell Tessier, Daniel E. Holcomb:
Characterization of Long Wire Data Leakage in Deep Submicron FPGAs. FPGA 2019: 292-297

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.