"LUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree ..."

Seyedramin Rasoulinezhad et al. (2020)

> Home

Details and statistics

DOI: 10.1145/3373087.3375303

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/Rasoulinezhad0Z20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/Rasoulinezhad0Z20
Seyedramin Rasoulinezhad, Siddhartha, Hao Zhou, Lingli Wang, David Boland, Philip H. W. Leong:
LUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree Implementations. FPGA 2020: 161-171

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.