"The VTR project: architecture and CAD for FPGAs from verilog to routing."

Jonathan Rose et al. (2012)

> Home

Details and statistics

DOI: 10.1145/2145694.2145708

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/RoseLYDGSKJA12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/RoseLYDGSKJA12
Jonathan Rose, Jason Luu, Chi Wai Yu, Opal Densmore, Jeffrey Goeders, Andrew Somerville, Kenneth B. Kent, Peter Jamieson, Jason Helge Anderson:
The VTR project: architecture and CAD for FPGAs from verilog to routing. FPGA 2012: 77-86

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.