"A physical retiming algorithm for field programmable gate arrays."

Peter Suaris et al. (2003)

> Home

Details and statistics

DOI: 10.1145/611817.611880

access: closed

type: Conference or Workshop Paper

metadata version: 2024-01-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/SuarisWGC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/SuarisWGC03
Peter Suaris, Dongsheng Wang, Pei-Ning Guo, Nan-Chi Chou:
A physical retiming algorithm for field programmable gate arrays. FPGA 2003: 247

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.