"Logic Shrinkage: Learned FPGA Netlist Sparsity for Efficient Neural ..."

Erwei Wang et al. (2022)

> Home

Details and statistics

DOI: 10.1145/3490422.3502360

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/Wang0SCCA22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/Wang0SCCA22
Erwei Wang, James J. Davis, Georgios-Ilias Stavrou, Peter Y. K. Cheung, George A. Constantinides, Mohamed S. Abdelfattah:
Logic Shrinkage: Learned FPGA Netlist Sparsity for Efficient Neural Network Inference. FPGA 2022: 101-111

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.