"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural ..."

Chen Zhang et al. (2015)

> Home

Details and statistics

DOI: 10.1145/2684746.2689060

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/ZhangLSGXC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ZhangLSGXC15
Chen Zhang, Peng Li, Guangyu Sun, Yijin Guan, Bingjun Xiao, Jason Cong:
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks. FPGA 2015: 161-170

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.