"Securing netlist-level FPGA design through exploiting process variation ..."

Jason Xin Zheng, Miodrag Potkonjak (2012)

> Home

Details and statistics

DOI: 10.1145/2145694.2145716

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/ZhengP12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ZhengP12
Jason Xin Zheng, Miodrag Potkonjak:
Securing netlist-level FPGA design through exploiting process variation and degradation. FPGA 2012: 129-138

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.