"LTrans-OPU: A Low-Latency FPGA-Based Overlay Processor for Transformer ..."

Yueyin Bai et al. (2023)

> Home

Details and statistics

DOI: 10.1109/FPL60245.2023.00048

access: closed

type: Conference or Workshop Paper

metadata version: 2024-04-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/BaiZZZCYW23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/BaiZZZCYW23
Yueyin Bai, Hao Zhou, Keqing Zhao, Manting Zhang, Jianli Chen, Jun Yu, Kun Wang:
LTrans-OPU: A Low-Latency FPGA-Based Overlay Processor for Transformer Networks. FPL 2023: 283-287

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.