"Automated synthesis of FPGA-based heterogeneous interconnect topologies."

Alessandro Cilardo et al. (2013)

> Home

Details and statistics

DOI: 10.1109/FPL.2013.6645494

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/CilardoFGM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/CilardoFGM13
Alessandro Cilardo, Edoardo Fusella, Luca Gallo, Antonino Mazzeo:
Automated synthesis of FPGA-based heterogeneous interconnect topologies. FPL 2013: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.