"Decimal multiplier on FPGA using embedded binary multipliers."

Horácio C. Neto, Mário P. Véstias (2008)

> Home

Details and statistics

DOI: 10.1109/FPL.2008.4629931

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/NetoV08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/NetoV08
Horácio C. Neto, Mário P. Véstias:
Decimal multiplier on FPGA using embedded binary multipliers. FPL 2008: 197-202

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.