"Design of a family of sleep transistor cells for a clustered power-gating ..."

Andrea Calimera et al. (2007)

> Home

Details and statistics

DOI: 10.1145/1228784.1228903

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/CalimeraPSBMMP07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/CalimeraPSBMMP07
Andrea Calimera, Antonio Pullini, Ashoka Visweswara Sathanur, Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino:
Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology. ACM Great Lakes Symposium on VLSI 2007: 501-504

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.