"Timing and Power Optimization by Gate Sizing Considering False Paths."

Guangqiu Chen, Hidetoshi Onodera, Keikichi Tamaru (1996)

> Home

Details and statistics

DOI: 10.1109/GLSV.1996.497612

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/ChenOT96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/ChenOT96
Guangqiu Chen, Hidetoshi Onodera, Keikichi Tamaru:
Timing and Power Optimization by Gate Sizing Considering False Paths. Great Lakes Symposium on VLSI 1996: 154-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.