"Acceleration of random-walk-based linear circuit analysis using importance ..."

Tetsuro Miyakawa et al. (2011)

> Home

Details and statistics

DOI: 10.1145/1973009.1973051

access: closed

type: Conference or Workshop Paper

metadata version: 2024-06-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/MiyakawaYTOS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/MiyakawaYTOS11
Tetsuro Miyakawa, Koh Yamanaga, Hiroshi Tsutsui, Hiroyuki Ochi, Takashi Sato:
Acceleration of random-walk-based linear circuit analysis using importance sampling. ACM Great Lakes Symposium on VLSI 2011: 211-216

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.