"A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors."

Anastasios Psarras et al. (2016)

> Home

Details and statistics

DOI: 10.1145/2902961.2903010

access: closed

type: Conference or Workshop Paper

metadata version: 2025-11-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/PsarrasLMND16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/PsarrasLMND16
Anastasios Psarras, Junghee Lee, Pavlos M. Mattheakis, Chrysostomos Nicopoulos, Giorgos Dimitrakopoulos:
A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors. ACM Great Lakes Symposium on VLSI 2016: 335-340

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.