"On the high-speed VLSI implementation of errors-and-erasures correcting ..."

Tong Zhang, Keshab K. Parhi (2002)

> Home

Details and statistics

DOI: 10.1145/505306.505326

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/ZhangP02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/ZhangP02
Tong Zhang, Keshab K. Parhi:
On the high-speed VLSI implementation of errors-and-erasures correcting reed-solomon decoders. ACM Great Lakes Symposium on VLSI 2002: 89-93

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.