"Reliability-Enhanced Circuit Design Flow Based on Approximate Logic Synthesis."

Zuodong Zhang et al. (2020)

> Home

Details and statistics

DOI: 10.1145/3386263.3406926

access: closed

type: Conference or Workshop Paper

metadata version: 2025-07-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/ZhangWZHMQZ20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/ZhangWZHMQZ20
Zuodong Zhang, Runsheng Wang, Zhe Zhang, Ru Huang, Chang Meng, Weikang Qian, Zhuangzhuang Zhou:
Reliability-Enhanced Circuit Design Flow Based on Approximate Logic Synthesis. ACM Great Lakes Symposium on VLSI 2020: 71-76

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.