"iMAD: An In-Memory Accelerator for AdderNet with Efficient 8-bit Addition ..."

Shien Zhu, Shiqing Li, Weichen Liu (2022)

> Home

Details and statistics

DOI: 10.1145/3526241.3530313

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/ZhuLL22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/ZhuLL22
Shien Zhu, Shiqing Li, Weichen Liu:
iMAD: An In-Memory Accelerator for AdderNet with Efficient 8-bit Addition and Subtraction Operations. ACM Great Lakes Symposium on VLSI 2022: 65-70

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.