"An approach to high-level synthesis system validation using formally ..."

Rajesh Radhakrishnan, Elena Teica, Ranga Vemuri (2000)

> Home

Details and statistics

DOI: 10.1109/HLDVT.2000.889564

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/hldvt/RadhakrishnanTV00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hldvt/RadhakrishnanTV00
Rajesh Radhakrishnan, Elena Teica, Ranga Vemuri:
An approach to high-level synthesis system validation using formally verified transformations. HLDVT 2000: 80-85

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.