"A 4096-core RISC-V Chiplet Architecture for Ultra-efficient Floating-point ..."

Florian Zaruba, Fabian Schuiki, Luca Benini (2020)

> Home

Details and statistics

DOI: 10.1109/HCS49909.2020.9220474

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hotchips/ZarubaSB20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hotchips/ZarubaSB20
Florian Zaruba, Fabian Schuiki, Luca Benini:
A 4096-core RISC-V Chiplet Architecture for Ultra-efficient Floating-point Computing. Hot Chips Symposium 2020: 1-24

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.