"Investigating TI KeyStone II and quad-core ARM Cortex-A53 architectures ..."

Benjamin Schwaller, Barath Ramesh, Alan D. George (2017)

> Home

Details and statistics

DOI: 10.1109/HPEC.2017.8091094

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hpec/SchwallerRG17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hpec/SchwallerRG17
Benjamin Schwaller, Barath Ramesh, Alan D. George:
Investigating TI KeyStone II and quad-core ARM Cortex-A53 architectures for on-board space processing. HPEC 2017: 1-7

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.