"On-chip memory efficient data layout for 2D FFT on 3D memory integrated FPGA."

Shreyas G. Singapura, Rajgopal Kannan, Viktor K. Prasanna (2016)

Details and statistics

DOI: 10.1109/HPEC.2016.7761606

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics