"Diagnosis and Repair for Synthesis from Signal Temporal Logic Specifications."

Shromona Ghosh et al. (2016)

> Home

Details and statistics

DOI: 10.1145/2883817.2883847

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/hybrid/GhoshSNRDSSS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/hybrid/GhoshSNRDSSS16
Shromona Ghosh, Dorsa Sadigh, Pierluigi Nuzzo, Vasumathi Raman, Alexandre Donzé, Alberto L. Sangiovanni-Vincentelli, S. Shankar Sastry, Sanjit A. Seshia:
Diagnosis and Repair for Synthesis from Signal Temporal Logic Specifications. HSCC 2016: 31-40

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.