"A High-Performance Parallel Computation Hardware Architecture in ASIC of ..."

Xiaoyong Zhang et al. (2019)

> Home

Details and statistics

DOI: 10.23919/ICACT.2019.8701906

access: closed

type: Conference or Workshop Paper

metadata version: 2022-03-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icact/ZhangWWW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icact/ZhangWWW19
Xiaoyong Zhang, Ruizhen Wu, Mingming Wang, Lin Wang:
A High-Performance Parallel Computation Hardware Architecture in ASIC of SHA-256 Hash. ICACT 2019: 52-55

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.