"A Systolic Architecture and FPGA Implementation of Blind Source Separation."

Hong Jeong, Yong Kim (2005)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2006-11-21

- no documents available
- export record
  dblp key:
  - conf/icai/JeongK05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icai/JeongK05
Hong Jeong, Yong Kim:
A Systolic Architecture and FPGA Implementation of Blind Source Separation. IC-AI 2005: 963-969

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.